Question d’entretien chez Silicon Labs

Asked me to debug a Adder Module in Verilog that was incorrect.