Question d’entretien chez Intellect Design Arena

Write counter using systems verilog