They asked about cmos physical design flow (floorplan powerplan placement clock tree synthesis routing and signoff).Later they told me to wait and i got to know that I was rejected there were a lot of flaws in the exam itself

The interview process consisted of multiple rounds, including a screening call, a technical interview focused on STA, PNR, and CTS, followed by a problem-solving round. The final stage involved an HR discussion