Question d’entretien chez Capgemini Engineering

RTL design verification Tools Verilog