He asked mainly about CMOS basics, Gate tunneling, different types of power dissipation and ways to eliminate, 5 stages of pipeline, Cache Memories, SRAM & DRAM, Verification topics, System Verilog, UVM, DDR2, power area & performance optimization techniques, Physical Design such as Floorplanning, power planning, clock networks. He asked little about my projects.