Question d’entretien chez Xilinx

difference between verilog and vhdl