Question d’entretien chez NVIDIA

ASIC Design Flow steps

Réponse à la question d'entretien

Utilisateur anonyme

7 avr. 2021

chi design specification - architecture specifications - RTL Design - functional Verification - logic synthesis / timing verification - gate level netlist - logic level verification - floor planning / place and route - physical layout - layout verification - implementation